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[571 ABSTRACT 
Alignment-enhancing electrically conductive feed- 
through paths are provided for the high-speed low-loss 
transfer of electrical signals between integrated circuits 
of a plurality of silicon-on-sapphire bodies arrayed in a 
stack. The alignment-enhancing feed-throughs are 
made by a process involving the drilling of holes 
through the body, double-sided sputtering, electroplat- 
ing, and the filling of the holes with solder by capillary 
action. The alignment-enhancing feed-throughs are 
activated by forming a stack of wafers and remelting the 
solder whereupon the wafers, and the feed-through 
paths, are pulled into alignment by surface tension 
forces. 
8 Claims, 8 Drawing Figures 
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ALIGNMENT-ENHANCING FEED-THROUGH 
SILICON-ON-SAPPHIRE WAFERS 
CONDUCTORS FOR STACKABLE 
The invention described herein was made in the per- 
formance of work under NASA Contract No. NAS5- 
25654 and is subject to the provisions of Sec. 305 of the 
National Aeronautics and Space Act of 1958 (72 Stat. 
435; 42 U.S.C. 2457). 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This invention is related to the following coassigned, 
copending U.S. Patent applications: Ser. No. 204,957 
filed Nov. 7, 1980 and Ser. Nos. 285,656 and 285,668, 
both of which were filed July 21, 1981. The Ser. No. 
285,656 application is a continuation-in-part of applica- 
tion Ser. No. 200,770, filed Oct. 27, 1980, and now aban- 
doned. Application Ser. No. 423,334 filed Sept. 24, 
1982, is a Division of the Ser. No. 285,656 application. 
FIELD OF THE INVENTION 
This invention relates generally to the manufacture of 
semiconductor devices and more particularly to the 
formation of alignment-enhancing electrically conduc- 
tive feed-through paths in semiconductor bodies in 
order to reduce the number and length of conductive 
interconnections between logic and switching elements 
in a stacked multiwafer system. 
BACKGROUND OF THE INVENTION 
Computer science has developed in an era of com- 
puter technology in which wire interconnects were 
inexpensive and logic and switching elements were 
expensive. Integrated circuit technology has recently 
reversed the cost situation leaving wire interconnects as 
the more expensive component. Interconnections be- 
tween the integrated circuits of a single chip or wafer, 
whether made of wires or strips of conducting material, 
are expensive because they occupy most of the space on 
the wafer and cause most of the delay in electronic 
signals passing through the system. The same reasoning 
holds for interconnections between wafers. Computer 
architecture theory has just begun to take the cost re- 
versal generated by integrated circuit technology into 
consideration. As a result, computer design has not yet 
taken advantage of the full range of capabilities implicit 
in microelectronics. 
Current advances in computer design involve the 
development of a massively parallel information pro- 
cessing system for ultrahigh speed processing of multi- 
ple digital data streams. Such multiple data streams are 
encountered in situations where interactions of the 
physical data are significant as, for example, in image 
processing and studies of weather conditions, econom- 
ics, hydrodynamics and stresses. The massively parallel 
array processor with many processors operating simul- 
taneously and in parallel requires many interconnec- 
tions between processors. With multiple processors, the 
number of interconnections, the space occupied by 
interconnections, the delay time caused by interconnec- 
tions, the power consumed in interconnections, and the 
cost of interconnections has increased as the square of 
the number of processors in the system. 
The massively parallel array processor system is built 
utilizing Complementary Metal Oxide Semiconductor/- 
Silicon-on-Sapphire Large Scale Integration (CMOS/- 
2 
SOS LSI) circuitry. Processor arrays on many individ- 
ual silicon-on-sapphire wafers must also be intercon- 
nected. In current technology, all such interconnections 
must run out to a pad on the edge of a wafer or chip. 
5 Such an interconnection scheme has several disadvan- 
tages. 
First, the number of interconnection pads on the 
periphery of an LSI circuit is very limited. The rela- 
tively small number of interconnection pads severely 
10 restricts the information flow to and from an LSI cir- 
cuit. For example, a typical memory chip has 16,384 bits 
arranged in a 128 by 128 array. An entire row of 128 bits 
can be assessed at one time, but a selector enables only 
a single bit to pass to an output pin. A typical memory 
15 system is made of 2,048 such chips arranged in 64 
groups of 32. Only 32 chips can place their outputs on 
the 32 wires that join the bus to the central processor. 
Of the 262,144 bits that move less than a millimeter on 
each chip, only 2,048 move 3 millimeters to get off their 
20 chip and only 32 move a meter to the processor. In 
other words, because of an effective traffic tie-up on the 
interconnections, only about eight-thousandths of the 
available density of the memory chip can be used simul- 
taneously. 
25 The second disadvantage of the interconnection 
scheme used by current technology is that a large frac- 
tion of the area of an LSI circuit is devoted to intercon- 
nections. This waste of a large area of a chip or a wafer 
is a direct consequence of the restriction of inerconnec- 
Advantageous use of three dimensional configura- 
tions has been made in the construction of printed cir- 
cuit boards. Unfortunately, however, compared to 
printed circuit boards, semiconductor substrates are 
ter holes having high depth-to-diameter aspect ratios 
through these brittle substrates would be required to 
effectively utilize three dimensions. Previous methods 
of providing conventional conductive paths in three-di- 
40 mensional configurations by placing the paths in layers 
on one chip, such as the interconnects between address- 
ing lines in the many x-y crossovers required for large 
area crossover switches of the type used in communica- 
tion satellites, have generally resulted in a decrease in 
45 the quality of the processed information due primarily 
to the phenomenon of cross-talk. 
30 tions to substantially two-dimensional configurations. 
35 brittle single crystals and a large den 
SUMMARY OF THE INVENTION 
In accordance with the present invention, a large 
50 number of alignment-enhancing small diameter closely- 
spaced electrically conductive feed-throughs are intro- 
duced through bodies of semiconducor material typi- 
cally used in information processing equipment. These 
electrically conductive feed-through paths reduce the 
55 number and length of conductive interconnections be- 
tween logic and switching elements on a single wafer 
and between the wafers in a stacked multiwafer system 
thus providing, for example, increased speed and qual- 
ity of information processing, decreased power require- 
60 ments, and more compact packaging of microelectronic 
circuits. 
In its most general aspects, the method of this inven- 
tion for making alignment-enhancing feed-throughs 
comprises the steps of providing a plurality of holes 
65 through a body of semiconductor material, depositing a 
first thin layer of a metal on the internal surfaces of each 
hole, applying a second thin layer of an electrically 
conductive metal to the metallized internal surfaces of 
3 
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each hole, and filling the remaining volume of each hole 
with a low melting temperature metal, such as solder, 
by capillary action. The metal of the first layer is one 
such as gold or nichrome which can be effectively ap- 
plied to the internal surfaces of the holes by means such 5 
as sputtering and is adherent to semiconductor materi- 
als. Electroplating and copper have been found to be an 
effective method and material, respectively, for the 
second layer. 
vated, and a stacked array is produced, by forming a 
stack of the wafers and remelting the solder whereupon 
the wafers, and the feed-through paths, are pulled into 
final alignment by surface tension forces. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
The invention is more clearly understood from the 
following description taken in conjunction with the 
accompanying drawings wherein some details have 
been disproportionately enlarged for clarity and of 20 
which: 
FIG. 1 is a schematic cross section of a typical silicon- 
on-sapphire body. 
FIG. 2 is an enlarged schematic dimensional view in 
cross section of a section taken from the silicon-on-sap- 25 
phire body of FIG. 1 following laser drilling of a square 
array of holes through the body. 
FIG. 3 is a schematic front view in cross section of 
the silicon-on-sapphire section of FIG. 2 after deposi- 
tion of the first thin metallic layer. 
FIG. 4 is a graph of the ratio of the depth to which a 
continuous film may be sputtered to the hole diameter 
as a function of the thickness of the surface layer. 
FIG. 5 is a schematic front view of FIG. 3 after depo- 
sition of the second thin metallic layer over the first 35 
metallic layer. 
FIG. 6 is a schematic front view in cross section of 
several completed alignment-enhancing electrically 
conductive feed-through paths in a stackable silicon-on- 
sapphire wafer. 40 
FIG. 7 is a schematic front view in cross section of a 
stack of two silicon-on-sapphire wafers of FIG. 6 prior 
to the solder remelt operation. 
FIG. 8 is a schematic front view in cross section of 
the wafers of FIG. 7 in the form of an aligned stacked 45 
array following the solder remelt operation. 
The alignment-enhancing feed-throughs are acti- 10 
15 
30 
DETAILED DESCRIPTION OF THE 
INVENTION 
semiconductor material; illustratively, the body 10 is a 
typical silicon-on-sapphire (SOS) wafer. The body 10 is 
a composite of a substrate of single crystal sapphire 11 
and a contiguous overlaying epitaxially-grown layer of 
single crystal silicon 12. The body 10 has front, or top, 55 
13 and back, or bottom, 14 major opposed substantially 
parallel surfaces and a peripheral edge area 15 intercon- 
necting the front 13 and back 14 majE surfaces. The 
two maior surfaces are Darallel to the (1 102) Dlane of the 
Referring now to FIG. 1, there is shown a body 10 of 50 
4 
of the epitaxial silicon layer 12 is typically less than 
about 4 microns while a typical thickness of the sap- 
phire layer 11 is 325225 microns. 
A plurality of holes 20, as shown in FIG. 2, are pro- 
vided through SOS wafer 10 preferably using the laser 
beam techniques disclosed and claimed in above- 
referenced copending application Ser. No. 204,957. 
Holes provided in accordance with the referenced Ser. 
No. 204,957 application have apertures 18 and 19 in 
major surfaces 13 and 14, respectively, and an inner 
surface 21 interconnecting apertures 18 and 19. Typi- 
cally, holes 20 have an average diameter of 2.5 mils and 
are spaced in arrays having center line-to-center line, 
Le., axis-to-axis, spacings as small as about twice the 
hole diameter. 
Next, a first metal layer 22, about 1 micron thick is 
deposited on the inner surfaces 21 of holes 20. Sputter- 
ing is the preferred technique and is conducted first 
with surface 13 and then with surface 14 facing the 
sputtering source, i.e., double-sided sputtering, to en- 
sure complete coverage of inner surface 21. As shown 
in FIG. 3, the sputtered material will also be deposited 
on top 13 and bottom 14 surfaces of the semiconductor 
body 10. If surface deposits are undesirable in the fin- 
ished product, surfaces 13 and 14 may be masked, using 
techniques known to those skilled in the art of semicon- 
ductor device manufacture, before the first metal layer 
22 is deposited to aid in subsequent removal. 
The first layer must, however, form a continuous 
adherent film on the entirety of inner surfaces 21 and be 
accessible to electrical contact in order to perform the 
next step. Gold was found to penetrate further into the 
holes than nichrome, thereby forming a deeper continu- 
ous film, when sputtered into holes having the same 
diameter. However, nichrome was found to adhere to 
SOS material better than gold. It was also discovered 
that sputtering was optimized when conducted in a 
vacuum such that the mean free path of an atom in the 
vacuum was greater than or equal to ten times the hole 
diameter. 
Using the optimum vacuum and normal sputtering 
conditions, it was found that double sided sputtering 
would effectively place a conducting layer 22 inside 
holes 20 having diameters greater than or equal to 2 mils 
through a 13 mil thick SOS wafer (aspect ratio of 6.51) 
using gold and inside holes 20 having diameters greater 
than or equal to about 3 mils (aspect ratio of 6.3:l) using 
nichrome. An improvement would be expected using 
the bias sputtering technique. In a separate related ex- 
periment, however, it was surprisingly determined, as 
shown in FIG. 4, that the depth of the continuous film 
in the holes was a weak function of the amount of metal 
sputtered as measured by the thickness of the sputtered 
layer on surfaces perpendicular to the holes. Thus, there 
appears to be a practical limit on the aspect ratio of 
holes that may be coated by sputtering irrespective of 
the sputtering technique employed. 
The electrical resistance of each hole 20 after double- 
single Gystal sapphire il to within t io  andlo the (100) 60 sided sputtering ranged between 10,ooO and 30,000 
plane of the single crystal epitaxial silicon 12 to within ohms. In order to reduce this resistance a second layer 
t2". The exposed silicon of the front major surface 13 23, shown in FIG. 5, was electroplated on the sputtered 
of the wafer is polished to an optical finish smoother metallized base layer inside holes 20. Copper is a pre- 
than about tO.l micron and the exposed sapphire of the ferred material and a suitable electroplating solution 
back major surface 14 of the wafer 10 is ground to a 65 and equipment are described in copending above- 
finish smoother than about 20.5 micron. One or more referenced application Ser. No. 285,656. The thickness 
active integrated circuit semiconductor devices are of second layer 23 should be at least about 1 micron, but 
ordinarily located in the silicon layer 12. The thickness no more than about 10% of the hole diameter. 
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Initial attempts to electroplate copper on the inside feed-throughs, or else the molten solder bridge 27 be- 
diameter of the laser-drilled hole by conventional elec- tween the wafers becomes unstable and may break 
troplating means failed because the copper would pref- apart. Thus, for a 3-mil diameter feed-through, the dis- 
erentially electroplate around the entrance and exit tance between wafers should be less than 9.4 mils (pi 
apertures, 18 and 19 of holes 20, sealing the hole leaving 5 times 3). A greater separation distance between wafers 
acid solution and little electroplated copper in the hole. can be obtained by giving the copper layer of the feed- 
While manually holding a specimen, it was accidentally throughs a relief electroplate as described above, how- 
discovered that moving the specimen to and fro in the ever, the maximum separation distance between wafers 
electroplating solution perpendicular to the major sur- in this case should not exceed two times the relief height 
faces of the wafer 10 at a speed greater than 4 cmhec 10 plus the circumference of the feedthrough to avoid 
and a stroke length of about 8 cm prevented copper solder bridge instability. 
from building up at the entrance and exit of the hole. In a completed stack of semiconductor bodies, which 
Subsequent analysis showed that the movement of liq- may number in the hundreds for the massively parallel 
uid into and out of holes 20 caused erosion of material processor, the major surfaces, 32 and 33 as viewed in 
on the entrance and exit edges of the hole and prevented 15 FIG. 8, of the semiconductor bodies 30 are perpendicu- 
the build-up of copper electrodeposits in those regions. lar to the axis of the stack 28. A plurality of feed- 
This erosion kept the entrance and exit of each hole through conducting paths 29, which may also number 
open and allowed an even electroplated copper film to in the hundreds for the massively parallel processor, 
form on the interior of laser drilled holes 20. The resis- extend the height, or length, of the stack. These feed- 
tance of a double-sided sputtered and electroplated hole 20 throughs, may be used to transfer electrical signals from 
was on the order of about 10-5 ohms. any given active device on any given semiconductor 
Occasionally, as will be explained in more detail be- body to one or more other active devices on any other 
low, it may be desirable to form an elevated rim, termed semiconductor body, or bodies, or on the same semicon- 
a relief electroplate, of copper material around the aper- ductor body. Due to the alignment-enhancing charac- 
tures 18 and 19 of holes 20 rising above the plane of 25 teristics of the feed-throughs of this invention, the feed- 
surfaces 13 and 14. The relief electroplate is accom- through paths and their axes 31 are substantially mutu- 
plished by stopping the to and fro motion of the wafers ally parallel to each other and to the axis of the stack 28. 
in the electroplating bath for a few minutes towards the These feed-throughs have a substantially circular cross 
end of the electroplating operation to allow the forma- section when viewed in a plane oriented perpendicular 
tion of the copper rim around the hole apertures by 30 to axes 31. When the plane is located between the top 
preferential electroplating in those regions. and bottom major surfaces 32 and 33 of body 30, the 
At this stage in the process, the SOS wafers may be circular cross section is composed of three materials. 
processed, using conventional techniques known to The third, or core, material is the lead tin alloy. Circu- 
those skilled in the art of semiconductor device manu- larly encompassing the core material is the second or 
facture, to provide signal paths between the active de- 35 electroplated material. A first outermost material circu- 
vices on the surfaces and the feed-through conductors. larly encompasses the secnd and core materials. In the 
Next, the SOS wafer 10 with the sputtered and elec- regions between the bodies 30, Le., between top surfaces 
troplated materials are floated on a solder bath where- 32 and bottom surfaces 33, the circular cross sections 
upon solder is drawn into the holes by capillary action are substantially comprised of only the core material. 
since solder wets copper. On withdrawal of the wafer 40 Although this invention has been described with 
from the solder bath, convex solder menisci 25 are left particular reference to silicon-on-sapphire material, the 
at the entrance and exit apertures, 18 and 19 of holes 20 novel technology and objectives of this invention of 
on both sides of the wafer as shown in FIG. 6. In FIG. preparing a body with alignment-enhancing feed- 
6, layers 22 and 23 have been replaced by a single layer through conductors is broadly applicable to other mate- 
24 for clarity. The fabrication of the alignment-enhanc- 45 rials of the semiconductor arts including, for example, 
ing feed-through conductors 26 is now complete. silicon (Si), germanium (Ge), gallium phosphide (Gap), 
To form an array of CMOS/SOS wafers electrically gallium arsenide (GaAs), indium antimonide (InSb), 
interconnected by the alignment-enhancing feed- cadmium telluride (CdIe), and zinc sulfide (ZnS). The 
throughs, SOS wafers 30 with solder-filled feed- invention may also be practiced with insulating materi- 
throughs 26 are next manually stacked and aligned one 50 als such as alumina, quartz, glass, and beryllium oxide 
on top of another. As shown in FIG. 7, for a pair of where such materials, with the alignment-enhancing 
wafers from such a stack, the solder menisci 25 on ad- feed-throughs therethrough, would be necessary or 
joining wafers are thus mated and a gap 34 is formed desirable in the stack, in other locations within the pro- 
between any given wafer and the next adjacent wafer. cessor, or in other electronic applications. 
During a brief remelt, capillary forces cause the abut- 55 Further, while the invention has been particularly 
ting solder menisci 25 to flow together, effect the final shown and described with reference to several pre- 
alignment, and form conductive solder bridges 27 be- ferred embodiments thereof, it will be understood by 
tween adjacent SOS wafers 30, as shown in FIG. 8. those skilled in the art that various changes in form and 
Capillary tension of one million menisci, the number detail may be made therein without departing from the 
expected for a typical stacked array for the massively 60 true spirit and scope of the invention as defined by the 
parallel processor, equals a net force of 40 grams which appended claims. 
will pull any wafers out of alignment into final align- 
ment during the remelt. 
Final gaps 35 are established between wafers in the 
completed stack by spacers of an inert material or by the 65 
previously referred to relief electroplates. Initial gaps 
34 and final gaps 35 may be the same. Gaps 35 between 
wafers should be less than the circumference of the 
I claim as my invention: 
1. An article of manufacture comprising in combina- 
(a) a plurality of bodies, said bodies being disposed in 
an array, each said body being adjacent to a next 
body with a relatively uniform gap therebetween, 
each said body having top and bottom major op- 
tion: 
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posed surfaces substantially prirallel to each other manium, gallium arsenide, gallium phosphide, indium 
and an outer peripheral edge area interconnecting antimonide, cadmium telluride and zinc sulfide. 
said major surfaces, said array having an array axis, 3. The article of claim 1 wherein each said body is a 
said array axis being substantially perpendicular to composite, each said body having a single crystal sap- 
the major surfaces of each body of said array; and 5 phire substrate and a contiguous overlaying epitaxially- 
(b) means for electrically interconnecting said bodies, grown layer of single crystal silicon, said top major 
said means surface being the exposed surface of said silicon layer, 
(i) having a substantially circular cross section, said bottom major surface being the exposed surface of 
(ii) having a plurality of materials of construction, said sapphire substrate and said outer peripheral edge 
said materials being arranged about said cross 10 area encompassing both said sapphire substrate and said 
section in the region between said top and bot- layer of silicon. 
tom surfaces as a first core material, a second 4. The article of claim 1 wherein said body is com- 
material circularly encompassing said core mate- posed of an insulating material, said insulating material 
rial and a third outermost material circularly being one selected from the group consisting of alu- 
encompassing said first and second materials, the 15 mina, quartz, glass, and beryllium oxide. 
material of said cross section in said gap being 5. The article of claim 1 wherein said first core mate- 
substantially said first core material; rial is a lead-tin alloy, said second material is copper, 
(iii) extending through and between each said body and said third outermost material is gold. 
in said array, 6. The article of claim 1 wherein said first core mate- 
(iv) having a means axis, said means axis being 20 rial is a lead-tin alloy, said second material is copper, 
substantially parallel to said array axis, and and said third outermost material is nichrome. 
(v) being arranged in a substantially periodic means 7. The article of claim 1 wherein said gap is less than 
array, said means array having a means axis-to- or equal to the circumference of said circular cross 
means axis spacing substantially equal to twice section. 
the diameter of said cross section. 8. The article of claim 1 wherein said gap is less than 
2. The article of claim 1 wherein each said body is or equal to the relief height plus the circumference of 
composed of a single material, said single material being said circular cross section. 
one selected from the group consisting of silicon, ger- 
25 
* * * * *  
40 
45 
50 
55 
65 
